Microprocessor Which of the following conditions is not allowed in an RS latch? R is asserted, S is asserted R is negated, S is asserted R is negated, S is negated R is asserted, S is negated R is asserted, S is asserted R is negated, S is asserted R is negated, S is negated R is asserted, S is negated ANSWER DOWNLOAD EXAMIANS APP
Microprocessor In an 8085 microprocessor based system, the contents of SP are 2000H. POP H instruction will transfer the contents of memory location 2000H and 1FFFH to H and L registers respectively 2001H and 2002H to H and L registers respectively 2001H and 2000H to H and L registers respectively 2000H and 1999H to H and L registers respectively 2000H and 1FFFH to H and L registers respectively 2001H and 2002H to H and L registers respectively 2001H and 2000H to H and L registers respectively 2000H and 1999H to H and L registers respectively ANSWER DOWNLOAD EXAMIANS APP
Microprocessor When referring to instruction words, a mnemonic is a short abbreviation for the data word stored at the operand address. shorthand for machine language. a short abbreviation for the operand address. a short abbreviation for the operation to be performed. a short abbreviation for the data word stored at the operand address. shorthand for machine language. a short abbreviation for the operand address. a short abbreviation for the operation to be performed. ANSWER DOWNLOAD EXAMIANS APP
Microprocessor ‘Burst refresh’ in DRAM is also called Hidden refresh None of these Concentrated refresh Distributed refresh Hidden refresh None of these Concentrated refresh Distributed refresh ANSWER DOWNLOAD EXAMIANS APP
Microprocessor What is mean by ALU Arithmetic logic unsigned Arithmetic logic unit Arithmetic logic upgrade Arithmetic local unsigned Arithmetic logic unsigned Arithmetic logic unit Arithmetic logic upgrade Arithmetic local unsigned ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Which of the following is not true during the execution of an interrupt service routine, which does not contain any EI instructions the microprocessor cannot be interrupted by any interrupt all interrupts except non-maskable interrupt are disabled the microprocessor cannot be interrupted by any mask able interrupt the microprocessor can be interrupted by a non-mask able interrupt the microprocessor cannot be interrupted by any interrupt all interrupts except non-maskable interrupt are disabled the microprocessor cannot be interrupted by any mask able interrupt the microprocessor can be interrupted by a non-mask able interrupt ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS