Microprocessor A combinational PLD with a programmable AND array and a fixed OR array is called a PROM PLA PLD PAL PROM PLA PLD PAL ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Length of the instruction POP D is 1 byte 3 byte 2 byte 4 byte 1 byte 3 byte 2 byte 4 byte ANSWER DOWNLOAD EXAMIANS APP
Microprocessor How can we make any bit of a register “1”? OR that bit with “0” and remaining bits with “1”. OR that bit with “1” and remaining bits with “0”. AND that bit with “1” and remaining bits with “0”. AND that bit with “0” and remaining bits with “1”. OR that bit with “0” and remaining bits with “1”. OR that bit with “1” and remaining bits with “0”. AND that bit with “1” and remaining bits with “0”. AND that bit with “0” and remaining bits with “1”. ANSWER DOWNLOAD EXAMIANS APP
Microprocessor In microprocessor based system I/O ports are used to interface all the I/O devices the I/O devices and memory chips the I/P device only the O/P devices only all the I/O devices the I/O devices and memory chips the I/P device only the O/P devices only ANSWER DOWNLOAD EXAMIANS APP
Microprocessor FPGA means Field Parallel Gate Array Forward Parallel Gate Array Field Programmable Gate Array Forward Programmable Gate Array Field Parallel Gate Array Forward Parallel Gate Array Field Programmable Gate Array Forward Programmable Gate Array ANSWER DOWNLOAD EXAMIANS APP
Microprocessor During which T-state, contents of OP code from memory are loaded into IR (Instruction Register)? T3 OP code fetch T1 OP code fetch T4 OP code fetch T2 OP code fetch T3 OP code fetch T1 OP code fetch T4 OP code fetch T2 OP code fetch ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS