Microprocessor Which of the following interrupt is both level and edge sensitive? RST 7.5 INTR TRAP RST 5.5 RST 7.5 INTR TRAP RST 5.5 ANSWER DOWNLOAD EXAMIANS APP
Microprocessor While INX B instruction execute, all flags will be affected no flags will be affected only carry flag will be affected only carry and zero flags will be affected all flags will be affected no flags will be affected only carry flag will be affected only carry and zero flags will be affected ANSWER DOWNLOAD EXAMIANS APP
Microprocessor SPHL instruction copies the content of H-L register pair to the _________. D-E B-C PSW Stack Pointer D-E B-C PSW Stack Pointer ANSWER DOWNLOAD EXAMIANS APP
Microprocessor How many bytes in a zero memory page should be reserved for vectors used by RST instructions? 32. 128. 16. 64. 32. 128. 16. 64. ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Let the content of register C be 00000000 before the instruction DCR C is executed. The content of register C after the after the execution of this instruction will be 00000001 11111111 None 00000000 00000001 11111111 None 00000000 ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS