Microprocessor Which of the following interrupt is both level and edge sensitive? RST 7.5 INTR RST 5.5 TRAP RST 7.5 INTR RST 5.5 TRAP ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Each instruction in assembly language program has the following fields:Lable fieldMnemonic fieldOperand fieldComment fieldThe correct sequence of these fields is? 2, 1, 4, 3 2, 1, 3, 4 1, 2, 4, 3 1, 2, 3, 4 2, 1, 4, 3 2, 1, 3, 4 1, 2, 4, 3 1, 2, 3, 4 ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Which language could be used for programming an FPGA. Both A and B VHDL None Verilog Both A and B VHDL None Verilog ANSWER DOWNLOAD EXAMIANS APP
Microprocessor XCHG instruction exchanges the content of H-L with ______ register pair. PSW Stack Pointer D-E B-C PSW Stack Pointer D-E B-C ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Which of the following conditions is not allowed in an RS latch? R is asserted, S is negated R is negated, S is asserted R is asserted, S is asserted R is negated, S is negated R is asserted, S is negated R is negated, S is asserted R is asserted, S is asserted R is negated, S is negated ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Both the ALU and control section of CPU employ which special purpose storage location? Registers Buffers Accumulators Decoders Registers Buffers Accumulators Decoders ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS