Microprocessor HLDA signal in 8085 performs the following operation: Indicates that the CPU has not received the HOLD request. Hold the data in the accumulator until the microprocessor is turned OFF. Indicates that another master is requesting the use of the address and data buses. Indicates that the CPU has received the HOLD request and that it will relinquish the bus in the next clock cycle. Indicates that the CPU has not received the HOLD request. Hold the data in the accumulator until the microprocessor is turned OFF. Indicates that another master is requesting the use of the address and data buses. Indicates that the CPU has received the HOLD request and that it will relinquish the bus in the next clock cycle. ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The five flags in 8085 are designated as Z, C, S, P, AC D, Z, S, P, AC Z, CY, S, D, AC Z, CY, S, P and AC Z, C, S, P, AC D, Z, S, P, AC Z, CY, S, D, AC Z, CY, S, P and AC ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Register pair used to indicate memory H and L D and E B and C W and Z H and L D and E B and C W and Z ANSWER DOWNLOAD EXAMIANS APP
Microprocessor ‘Burst refresh’ in DRAM is also called Distributed refresh Concentrated refresh Hidden refresh None of these Distributed refresh Concentrated refresh Hidden refresh None of these ANSWER DOWNLOAD EXAMIANS APP
Microprocessor How can we make any bit of a register “1”? AND that bit with “0” and remaining bits with “1”. OR that bit with “1” and remaining bits with “0”. AND that bit with “1” and remaining bits with “0”. OR that bit with “0” and remaining bits with “1”. AND that bit with “0” and remaining bits with “1”. OR that bit with “1” and remaining bits with “0”. AND that bit with “1” and remaining bits with “0”. OR that bit with “0” and remaining bits with “1”. ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The content of the A15-A8 (higher order address lines) while executing “IN 8-bit port address” instruction are all bits reset (i.e. 00H) irrelevant all bits set (i.e. FFH) same as the content of A7-A0 all bits reset (i.e. 00H) irrelevant all bits set (i.e. FFH) same as the content of A7-A0 ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS