Microprocessor Which instruction is required to rotate the content of accumulator one bit right along with carry? RAL RRC RAR RLC RAL RRC RAR RLC ANSWER DOWNLOAD EXAMIANS APP
Microprocessor In 8086, _______ uses a mechanism known as an instruction stream queue to implement a pipeline architecture. None of these Bus Interface Unit (BIU) Execution Unit (EU) Both ‘b’ and ‘c’ None of these Bus Interface Unit (BIU) Execution Unit (EU) Both ‘b’ and ‘c’ ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Assuming LSB is at position 0 and MSB at position 7, which bit positions are not used (Undefined) in flag register of an 8085 microprocessor? 2, 3, 5 1, 3, 5 1, 3, 4 1, 2, 5 2, 3, 5 1, 3, 5 1, 3, 4 1, 2, 5 ANSWER DOWNLOAD EXAMIANS APP
Microprocessor What is SIM? Select interrupt mask. Set interrupt mask. Sorting interrupt mask. None of these. Select interrupt mask. Set interrupt mask. Sorting interrupt mask. None of these. ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The five flags in 8085 are designated as Z, CY, S, P and AC Z, CY, S, D, AC Z, C, S, P, AC D, Z, S, P, AC Z, CY, S, P and AC Z, CY, S, D, AC Z, C, S, P, AC D, Z, S, P, AC ANSWER DOWNLOAD EXAMIANS APP
Microprocessor An I/O processor controls the flow of information between Main memory and I/O devices Cache memory and I/O devices Cache and main memory Two I/O devices Main memory and I/O devices Cache memory and I/O devices Cache and main memory Two I/O devices ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS