Microprocessor Register pair used to indicate memory W and Z H and L B and C D and E W and Z H and L B and C D and E ANSWER DOWNLOAD EXAMIANS APP
Microprocessor When the write enable input is not asserted, the gated D latch _________ its output. Sets Can not change Complements Clears Sets Can not change Complements Clears ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Consider the following I) Sign flag II) Trap flag III) Parity flag IV) Auxiliary carry flag. Which one of the above flags is/are present in 8085 microprocessor? (I) only (II) & (III) (I) & (II) (I) ,(III) & (IV) (I) only (II) & (III) (I) & (II) (I) ,(III) & (IV) ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Which components are NOT found on chip in a microprocessor but may be found on chip in a microcontroller? EPROM & PORTS SRAM & USART SRAM, EPROM & PORTS EPROM, USART & PORTS EPROM & PORTS SRAM & USART SRAM, EPROM & PORTS EPROM, USART & PORTS ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The first machine cycle of an instruction is always A memory read cycle An I/O read cycle A memory write cycle A fetch cycle A memory read cycle An I/O read cycle A memory write cycle A fetch cycle ANSWER DOWNLOAD EXAMIANS APP
Microprocessor While CMP B instruction executes, no flags will be affected. only carry and zero flags will be affected. all flags will be affected. only carry flag will be affected. no flags will be affected. only carry and zero flags will be affected. all flags will be affected. only carry flag will be affected. ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS