Microprocessor Pick out the matching pair HOLD; DMA SID; SIM S0;S1;wait status READY; RIM HOLD; DMA SID; SIM S0;S1;wait status READY; RIM ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Which of the following conditions is not allowed in an RS latch? R is negated, S is negated R is negated, S is asserted R is asserted, S is negated R is asserted, S is asserted R is negated, S is negated R is negated, S is asserted R is asserted, S is negated R is asserted, S is asserted ANSWER DOWNLOAD EXAMIANS APP
Microprocessor If the number of address bits in a memory is reduced by 2 and the addressability is doubled, the size of the memory (i.e., the number of bits stored in the memory) Doubles Increases by 2^(address bits)/addressability Remains unchanged Halves Doubles Increases by 2^(address bits)/addressability Remains unchanged Halves ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Length of the instruction POP D is 4 byte 1 byte 3 byte 2 byte 4 byte 1 byte 3 byte 2 byte ANSWER DOWNLOAD EXAMIANS APP
Microprocessor While INX B instruction execute, no flags will be affected all flags will be affected only carry and zero flags will be affected only carry flag will be affected no flags will be affected all flags will be affected only carry and zero flags will be affected only carry flag will be affected ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS