Microprocessor In order to complement the lower nibble of accumulator one can use ORI 0FH CMA ANI 0FH XRI 0FH ORI 0FH CMA ANI 0FH XRI 0FH ANSWER DOWNLOAD EXAMIANS APP
Microprocessor When any data transfer instruction, to transfer the data from memory to microprocessor, is executed the condition flags are always set not affected affected indicating specific conditions always reset always set not affected affected indicating specific conditions always reset ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Length of the instruction POP D is 1 byte 2 byte 3 byte 4 byte 1 byte 2 byte 3 byte 4 byte ANSWER DOWNLOAD EXAMIANS APP
Microprocessor In 8086, _______ uses a mechanism known as an instruction stream queue to implement a pipeline architecture. Execution Unit (EU) Bus Interface Unit (BIU) None of these Both ‘b’ and ‘c’ Execution Unit (EU) Bus Interface Unit (BIU) None of these Both ‘b’ and ‘c’ ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Assertion(A): Address bus is unidirectional. Reason(R): Data bus is bidirectional A is true but R is false Both A & R are true and R is the correct explanation of A Both A & R are true but R is not the correct explanation of A A is false but R is true A is true but R is false Both A & R are true and R is the correct explanation of A Both A & R are true but R is not the correct explanation of A A is false but R is true ANSWER DOWNLOAD EXAMIANS APP
Microprocessor While INX B instruction execute, only carry and zero flags will be affected all flags will be affected no flags will be affected only carry flag will be affected only carry and zero flags will be affected all flags will be affected no flags will be affected only carry flag will be affected ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS