Microprocessor In 8085 microprocessor, the RST6 instruction transfer programme execution to following location 0048H. 0024H. 0030H. 0060H. 0048H. 0024H. 0030H. 0060H. ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The output data lines of microprocessor and memories are usually tristated because It increases the speed of data transfer over the data bus The data line can be multiplexed for both input and output More than one device can transmit information over the data bus by enabling only one device at a time More than one device can transmit over the data bus at the same time It increases the speed of data transfer over the data bus The data line can be multiplexed for both input and output More than one device can transmit information over the data bus by enabling only one device at a time More than one device can transmit over the data bus at the same time ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The cycle required to fetch and execute an instruction in a 8085 microprocessor is which one of the following? Clock cycle Machine cycle Memory cycle Instruction cycle Clock cycle Machine cycle Memory cycle Instruction cycle ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Consider the following statements: In 8085 microprocessor, data-bus and address bus are multiplexed in order to I)Increase the speed of microprocessor. II)Reduce the number of pins. III)Connect more peripheral chips. Which of these statements is/are correct? (II) only (I), (II) & (III) (II) & (III) (I) only (II) only (I), (II) & (III) (II) & (III) (I) only ANSWER DOWNLOAD EXAMIANS APP
Microprocessor A microprocessor differentiates between op code, data/address at any time by the sequence in which memory contents are fetched by it the program counter its internal registers the stack pointer the sequence in which memory contents are fetched by it the program counter its internal registers the stack pointer ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The content of the A15-A8 (higher order address lines) while executing “IN 8-bit port address” instruction are all bits reset (i.e. 00H) irrelevant same as the content of A7-A0 all bits set (i.e. FFH) all bits reset (i.e. 00H) irrelevant same as the content of A7-A0 all bits set (i.e. FFH) ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS