Microprocessor After RESET 8255 will be in mode 0; all ports are output mode 2 unchanged condition mode 0; all ports are input mode 0; all ports are output mode 2 unchanged condition mode 0; all ports are input ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The first machine cycle of an instruction is always An I/O read cycle A fetch cycle A memory write cycle A memory read cycle An I/O read cycle A fetch cycle A memory write cycle A memory read cycle ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Consider the following I) Sign flag II) Trap flag III) Parity flag IV) Auxiliary carry flag. Which one of the above flags is/are present in 8085 microprocessor? (II) & (III) (I) & (II) (I) only (I) ,(III) & (IV) (II) & (III) (I) & (II) (I) only (I) ,(III) & (IV) ANSWER DOWNLOAD EXAMIANS APP
Microprocessor An e-mail message can be sent to many recipients. False True False True ANSWER DOWNLOAD EXAMIANS APP
Microprocessor In 8085 microprocessor system with memory mapped I/O, which of the following is true? Arithmetic and logic operations can be directly performed with the I/O data Devices are accessed using IN and OUT instructions There can be maximum of 256 input devices and 256 output devices Devices have 8-bit address line Arithmetic and logic operations can be directly performed with the I/O data Devices are accessed using IN and OUT instructions There can be maximum of 256 input devices and 256 output devices Devices have 8-bit address line ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Which of the following interrupt is both level and edge sensitive? RST 7.5 INTR RST 5.5 TRAP RST 7.5 INTR RST 5.5 TRAP ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS