Microprocessor If the number of address bits in a memory is reduced by 2 and the addressability is doubled, the size of the memory (i.e., the number of bits stored in the memory) Doubles Increases by 2^(address bits)/addressability Halves Remains unchanged Doubles Increases by 2^(address bits)/addressability Halves Remains unchanged ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Assertion(A): Segment override prefix (SOP) is used when a default offset register is not used with its default base segment register but with a different base register. Reason(R): The offset registers IP and SP can never be associated with any other segment registers apart from their respective default segments. A is true but R is false. Both A & R are true and R is the correct explanation of A. Both A & R are true but R is not the correct explanation of A. A is false but R is true. A is true but R is false. Both A & R are true and R is the correct explanation of A. Both A & R are true but R is not the correct explanation of A. A is false but R is true. ANSWER DOWNLOAD EXAMIANS APP
Microprocessor An I/O processor controls the flow of information between Two I/O devices Cache memory and I/O devices Cache and main memory Main memory and I/O devices Two I/O devices Cache memory and I/O devices Cache and main memory Main memory and I/O devices ANSWER DOWNLOAD EXAMIANS APP
Microprocessor When referring to instruction words, a mnemonic is a short abbreviation for the data word stored at the operand address. a short abbreviation for the operation to be performed. a short abbreviation for the operand address. shorthand for machine language. a short abbreviation for the data word stored at the operand address. a short abbreviation for the operation to be performed. a short abbreviation for the operand address. shorthand for machine language. ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The length of bus cycle in 8086/8088 is four clock cycles, T1, T2, T3, T4 and an indeterminate number of wait state clock cycles denoted by Tw. The wait states are always inserted between T2 & T3 T3 & T4 T1 & T2 T4 & T1 T2 & T3 T3 & T4 T1 & T2 T4 & T1 ANSWER DOWNLOAD EXAMIANS APP
Microprocessor CALL instruction is a ______ instruction. 2 bytes 1 bytes 4 bytes 3 bytes 2 bytes 1 bytes 4 bytes 3 bytes ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS