Microprocessor The length of bus cycle in 8086/8088 is four clock cycles, T1, T2, T3, T4 and an indeterminate number of wait state clock cycles denoted by Tw. The wait states are always inserted between T3 & T4 T4 & T1 T2 & T3 T1 & T2 T3 & T4 T4 & T1 T2 & T3 T1 & T2 ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Which of the following statements for intel 8085 is correct? Program Counter (PC) specifies the address of the instruction last executed PC specifies the number of instructions executed so far PC specifies the address of the instruction being executed PC specifies the address of the instruction to be executed Program Counter (PC) specifies the address of the instruction last executed PC specifies the number of instructions executed so far PC specifies the address of the instruction being executed PC specifies the address of the instruction to be executed ANSWER DOWNLOAD EXAMIANS APP
Microprocessor A microprocessor differentiates between op code, data/address at any time by its internal registers the program counter the stack pointer the sequence in which memory contents are fetched by it its internal registers the program counter the stack pointer the sequence in which memory contents are fetched by it ANSWER DOWNLOAD EXAMIANS APP
Microprocessor ‘Burst refresh’ in DRAM is also called Distributed refresh None of these Concentrated refresh Hidden refresh Distributed refresh None of these Concentrated refresh Hidden refresh ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Assertion (A): Each memory chip has its own address latch. Reason (R): ALE signal comes out of microprocessor 8085 and goes to memory chip. A is correct R is wrong Both A and R are correct but R is not correct explanation of A Both A and R are correct and R is correct explanation of A A is wrong R is correct A is correct R is wrong Both A and R are correct but R is not correct explanation of A Both A and R are correct and R is correct explanation of A A is wrong R is correct ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS