Microprocessor Identify the non-maskable interrupt from the following RST 7.5 RST 6.5 RST 5.5 RST 4.5 RST 7.5 RST 6.5 RST 5.5 RST 4.5 ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Because we wish to allow each ASCII code to occupy one location in memory, most memories are __________ addressable. WORD (16 bits) BYTE NIBBLE DOUBLEWORD (32 bits) WORD (16 bits) BYTE NIBBLE DOUBLEWORD (32 bits) ANSWER DOWNLOAD EXAMIANS APP
Microprocessor A mask programmed ROM is programmed at the time of fabrication programmed by the user erasable and programmable erasable electrically programmed at the time of fabrication programmed by the user erasable and programmable erasable electrically ANSWER DOWNLOAD EXAMIANS APP
Microprocessor An I/O processor controls the flow of information between Cache and main memory Two I/O devices Cache memory and I/O devices Main memory and I/O devices Cache and main memory Two I/O devices Cache memory and I/O devices Main memory and I/O devices ANSWER DOWNLOAD EXAMIANS APP
Microprocessor _____________is used to read the status of the hardware interrupts (RST 7.5, RST 6.5, RST 5.5) by loading into the A register a byte which defines the condition of the mask bits for the interrupts. RIM SIM DI EI RIM SIM DI EI ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Assuming LSB is at position 0 and MSB at position 7, which bit positions are not used (Undefined) in flag register of an 8085 microprocessor? 1, 3, 4 2, 3, 5 1, 3, 5 1, 2, 5 1, 3, 4 2, 3, 5 1, 3, 5 1, 2, 5 ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS