Microprocessor Identify the non-maskable interrupt from the following RST 5.5 RST 4.5 RST 6.5 RST 7.5 RST 5.5 RST 4.5 RST 6.5 RST 7.5 ANSWER DOWNLOAD EXAMIANS APP
Microprocessor At the beginning of a fetch cycle, the contents of the program counter are transferred to memory data register. transferred to address bus. transferred to memory address register . incremented by one. transferred to memory data register. transferred to address bus. transferred to memory address register . incremented by one. ANSWER DOWNLOAD EXAMIANS APP
Microprocessor What is SIM? Sorting interrupt mask. Select interrupt mask. None of these. Set interrupt mask. Sorting interrupt mask. Select interrupt mask. None of these. Set interrupt mask. ANSWER DOWNLOAD EXAMIANS APP
Microprocessor During which T-state, contents of OP code from memory are loaded into IR (Instruction Register)? T2 OP code fetch T4 OP code fetch T1 OP code fetch T3 OP code fetch T2 OP code fetch T4 OP code fetch T1 OP code fetch T3 OP code fetch ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Which of the following conditions is not allowed in an RS latch? R is negated, S is asserted R is asserted, S is negated R is negated, S is negated R is asserted, S is asserted R is negated, S is asserted R is asserted, S is negated R is negated, S is negated R is asserted, S is asserted ANSWER DOWNLOAD EXAMIANS APP
Microprocessor A combinational PLD with a fixed AND array and a programmable OR array is called a PLD PROM PAL PLA PLD PROM PAL PLA ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS