Microprocessor When an 8085 microprocessor is reset, the address bus contains 003CH 0000H 002CH 0043H 003CH 0000H 002CH 0043H ANSWER DOWNLOAD EXAMIANS APP
Microprocessor In 8085 microprocessor, in response to RST 7.5 interrupts the execution is transferred to memory location 003CH 0034H 002CH 0000H 003CH 0034H 002CH 0000H ANSWER DOWNLOAD EXAMIANS APP
Microprocessor In microprocessor based system I/O ports are used to interface all the I/O devices the I/P device only the I/O devices and memory chips the O/P devices only all the I/O devices the I/P device only the I/O devices and memory chips the O/P devices only ANSWER DOWNLOAD EXAMIANS APP
Microprocessor DS directive in 8085 Forces the assembler to reserve a specified number of consecutive bytes in the memory Forces the assembler to reserve a specified number of bytes in the memory Forces the assembler to reserve one byte of memory None of these Forces the assembler to reserve a specified number of consecutive bytes in the memory Forces the assembler to reserve a specified number of bytes in the memory Forces the assembler to reserve one byte of memory None of these ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Inintel 8085A microprocessor ALE signal is made high to To latch data D0-D7 from data bus Enable the data bus to be used as low order address bus To disable data bus To achieve all the functions listed above To latch data D0-D7 from data bus Enable the data bus to be used as low order address bus To disable data bus To achieve all the functions listed above ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Which of the following is not true during the execution of an interrupt service routine, which does not contain any EI instructions the microprocessor can be interrupted by a non-mask able interrupt the microprocessor cannot be interrupted by any mask able interrupt the microprocessor cannot be interrupted by any interrupt all interrupts except non-maskable interrupt are disabled the microprocessor can be interrupted by a non-mask able interrupt the microprocessor cannot be interrupted by any mask able interrupt the microprocessor cannot be interrupted by any interrupt all interrupts except non-maskable interrupt are disabled ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS