Digital Electronics The output of a NAND gate is low only when all the inputs are low only when at least one input is high only when all the inputs are high only when at least one input is low only when all the inputs are low only when at least one input is high only when all the inputs are high only when at least one input is low ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics A group of four bits is known as Nibble Word Bit Byte Nibble Word Bit Byte ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics Which GATE IS CALLED INEQUALITY COMPARATOR? 3. XOR 2. AND 4. NOT 1. NOR 3. XOR 2. AND 4. NOT 1. NOR ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics In an SR latch built from NOR gates, which condition is not allowed S=0, R=0 S=1, R=1 S=1, R=0 S=0, R=1 S=0, R=0 S=1, R=1 S=1, R=0 S=0, R=1 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics Four ROM chips of 16 × 4 size have their address buses connected together. This system will be of size 32 × 8 256 × 1 16 × 16 64 × 4 32 × 8 256 × 1 16 × 16 64 × 4 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics Which is the correct order of sequence for representing the input values in K-map? (00, 10, 11, 01) (00, 01, 10, 11) (00, 10, 01, 11) (00, 01, 11, 10) (00, 10, 11, 01) (00, 01, 10, 11) (00, 10, 01, 11) (00, 01, 11, 10) ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS