Digital Electronics The output of a gate is LOW when at least one of its inputs is HIGH. This is true for OR AND NAND NOR OR AND NAND NOR ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics Which mechanism allocates the binary value to the states in order to reduce the cost of the combinational circuits? State Minimization State Evaluation State Assignment State Reduction State Minimization State Evaluation State Assignment State Reduction ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics The NAND-NAND realization is equivalent to NOT-OR realization AND-NOT realization OR-AND realization AND-OR realization NOT-OR realization AND-NOT realization OR-AND realization AND-OR realization ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics Which type of CPLD packaging can provide maximum number of pins on the package due to small size of the pins? QFP PGA PLCC BGA QFP PGA PLCC BGA ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics The decimal number 0.246 in binary is 0.011011 0.001101 0.010111 0.001111 0.011011 0.001101 0.010111 0.001111 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics Which of the following is 1’s complement representation of -34? 01011101 11011101 10100010 11011110 01011101 11011101 10100010 11011110 ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS