Microprocessor The content of the A15-A8 (higher order address lines) while executing “IN 8-bit port address” instruction are all bits reset (i.e. 00H) all bits set (i.e. FFH) same as the content of A7-A0 irrelevant all bits reset (i.e. 00H) all bits set (i.e. FFH) same as the content of A7-A0 irrelevant ANSWER DOWNLOAD EXAMIANS APP
Microprocessor A number of 1-bit registers used in microprocessors to indicate certain conditions are usually referred to as shift registers flags counters latches shift registers flags counters latches ANSWER DOWNLOAD EXAMIANS APP
Microprocessor At the beginning of a fetch cycle, the contents of the program counter are transferred to memory address register . transferred to address bus. incremented by one. transferred to memory data register. transferred to memory address register . transferred to address bus. incremented by one. transferred to memory data register. ANSWER DOWNLOAD EXAMIANS APP
Microprocessor A microprocessor with a 12-bit address bus will be able to access 10 K bytes 8 K bytes 4 K bytes 1 K bytes 10 K bytes 8 K bytes 4 K bytes 1 K bytes ANSWER DOWNLOAD EXAMIANS APP
Microprocessor ________used to implement the hardware interrupts (RST 7.5, RST 6.5, RST 5.5) by setting various bits to form masks or generate output data via the Serial Output Data (SOD) line. RIM DI EI SIM RIM DI EI SIM ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The timing difference between a slow memory and fast processor can be resolved if Neither A nor B Processor is capable of waiting Either A or B External buffer is used Neither A nor B Processor is capable of waiting Either A or B External buffer is used ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS