Microprocessor RST 3 instruction will cause the processor to branch to the location 0018H 0024H 0028H 0000H 0018H 0024H 0028H 0000H ANSWER DOWNLOAD EXAMIANS APP
Microprocessor In 8086, _______ uses a mechanism known as an instruction stream queue to implement a pipeline architecture. Both ‘b’ and ‘c’ None of these Bus Interface Unit (BIU) Execution Unit (EU) Both ‘b’ and ‘c’ None of these Bus Interface Unit (BIU) Execution Unit (EU) ANSWER DOWNLOAD EXAMIANS APP
Microprocessor After RESET 8255 will be in unchanged condition mode 0; all ports are input mode 2 mode 0; all ports are output unchanged condition mode 0; all ports are input mode 2 mode 0; all ports are output ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Which instruction is required to rotate the content of accumulator one bit right along with carry? RRC RLC RAL RAR RRC RLC RAL RAR ANSWER DOWNLOAD EXAMIANS APP
Microprocessor What are the sets of commands in a program which are not translated into machine instructions during assembly process, called? Mnemonics Operands Identifiers Directives Mnemonics Operands Identifiers Directives ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The control flags in 8086 are: the Trap flag(TF). All of these the direction flag(DF). the interrupt flag(IF). the Trap flag(TF). All of these the direction flag(DF). the interrupt flag(IF). ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS