Microprocessor RST 3 instruction will cause the processor to branch to the location 0028H 0000H 0024H 0018H 0028H 0000H 0024H 0018H ANSWER DOWNLOAD EXAMIANS APP
Microprocessor In an intel 8085A, which is the first machine cycle of an instruction? A memory read cycle A memory write cycle An I/O read cycle An op-code fetch cycle A memory read cycle A memory write cycle An I/O read cycle An op-code fetch cycle ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The characteristics of RESET OUT signal is/are all. indicates that µp is being reset. the signal is synchronized to the processor clock. this signal can be used to reset other devices. all. indicates that µp is being reset. the signal is synchronized to the processor clock. this signal can be used to reset other devices. ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The operating modes of 8255 A are called Mode 0, mode 1 and mode 2 Mode 0 and mode 1 Mode 0 and mode 2 Mode 0, mode 2 and mode 3 Mode 0, mode 1 and mode 2 Mode 0 and mode 1 Mode 0 and mode 2 Mode 0, mode 2 and mode 3 ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The 8085 microprocessor enters into bus idle machine cycle whenever RST 7.5 is recognized INTR interrupt is recognized None of these DAD RP instruction is executed RST 7.5 is recognized INTR interrupt is recognized None of these DAD RP instruction is executed ANSWER DOWNLOAD EXAMIANS APP
Microprocessor In 8085 microprocessor system with memory mapped I/O, which of the following is true? There can be maximum of 256 input devices and 256 output devices Devices are accessed using IN and OUT instructions Devices have 8-bit address line Arithmetic and logic operations can be directly performed with the I/O data There can be maximum of 256 input devices and 256 output devices Devices are accessed using IN and OUT instructions Devices have 8-bit address line Arithmetic and logic operations can be directly performed with the I/O data ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS