Microprocessor RST 3 instruction will cause the processor to branch to the location 0024H 0028H 0000H 0018H 0024H 0028H 0000H 0018H ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Because we wish to allow each ASCII code to occupy one location in memory, most memories are __________ addressable. DOUBLEWORD (32 bits) BYTE WORD (16 bits) NIBBLE DOUBLEWORD (32 bits) BYTE WORD (16 bits) NIBBLE ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The address bus of any microprocessor is always Either unidirectional or bi-directional None Unidirectional Bi-directional Either unidirectional or bi-directional None Unidirectional Bi-directional ANSWER DOWNLOAD EXAMIANS APP
Microprocessor For a memory with a 16-bit address space, the addressability is Cannot be determined 8 bits 2^16 bits 16 bits Cannot be determined 8 bits 2^16 bits 16 bits ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The timing difference between a slow memory and fast processor can be resolved if Neither A nor B Processor is capable of waiting Either A or B External buffer is used Neither A nor B Processor is capable of waiting Either A or B External buffer is used ANSWER DOWNLOAD EXAMIANS APP
Microprocessor In 8085 microprocessor which one of the following statement is wrong serial I/O is possible through SIM and RIM instruction there is a pin available for serial input there is a pin available for serial output serial I/O is not possible serial I/O is possible through SIM and RIM instruction there is a pin available for serial input there is a pin available for serial output serial I/O is not possible ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS