Digital Electronics In an SR latch built from NOR gates, which condition is not allowed S=0, R=0 S=0, R=1 S=1, R=1 S=1, R=0 S=0, R=0 S=0, R=1 S=1, R=1 S=1, R=0 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics For 4 bit parallel addition, we need ________ half adder(s) and ________ full adder(s) 0 and 3 1 and 3 1 and 4 0 and 4 0 and 3 1 and 3 1 and 4 0 and 4 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics If in a base b number system, 54/4=13, the base of the number is 6 7 8 9 6 7 8 9 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics The output of a NAND gate is low only when all the inputs are high only when at least one input is low only when at least one input is high only when all the inputs are low only when all the inputs are high only when at least one input is low only when at least one input is high only when all the inputs are low ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics For checking the parity of a digital word, it is preferable to use AND gates NOR gates NAND gates X-OR gates AND gates NOR gates NAND gates X-OR gates ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics It is desired to have a 64 × 8 ROM. The ROMs available are of 16 × 4 size. The number of ROMs required will be 2 8 6 4 2 8 6 4 ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS