• HOME
  • QUIZ
  • CONTACT US
EXAMIANS
  • COMPUTER
  • CURRENT AFFAIRS
  • ENGINEERING
    • Chemical Engineering
    • Civil Engineering
    • Computer Engineering
    • Electrical Engineering
    • Mechanical Engineering
  • ENGLISH GRAMMAR
  • GK
  • GUJARATI MCQ

Digital Electronics

Digital Electronics
In an SR latch built from NOR gates, which condition is not allowed

 S=1, R=1
 S=0, R=1
 S=1, R=0
 S=0, R=0

ANSWER DOWNLOAD EXAMIANS APP

Digital Electronics
In a T flip-flop no of input circuit is

 2
 3
 1
 4

ANSWER DOWNLOAD EXAMIANS APP

Digital Electronics
Minimization of logical expressions while designing digital systems helps in reducing

 cost
 power requirements
All of these
 space requirements

ANSWER DOWNLOAD EXAMIANS APP

Digital Electronics
The way of representing numbers in the form of 0s and 1s is called as

 Computer Notation
 Zeros Notation
 Binary Notation
 Ones Notation

ANSWER DOWNLOAD EXAMIANS APP

Digital Electronics
What is the minimum number of NOR gates required realizing an X-OR gating?

 5
 6
 3
 4

ANSWER DOWNLOAD EXAMIANS APP

Digital Electronics
The XS-3 code is a

 self-complementing code
 weighted code
 cyclic code
 error-correcting code

ANSWER DOWNLOAD EXAMIANS APP
MORE MCQ ON Digital Electronics

DOWNLOAD APP

  • APPLE
    from app store
  • ANDROID
    from play store

SEARCH

LOGIN HERE


  • GOOGLE

FIND US

  • 1.70K
    FOLLOW US
  • EXAMIANSSTUDY FOR YOUR DREAMS.
  • SUPPORT :SUPPORT EMAIL ACCOUNT : examians@yahoo.com

OTHER WEBSITES

  • GUJARATI MCQ
  • ACCOUNTIANS

QUICK LINKS

  • HOME
  • QUIZ
  • PRIVACY POLICY
  • DISCLAIMER
  • TERMS & CONDITIONS
  • CONTACT US
↑