Digital Electronics In an SR latch built from NOR gates, which condition is not allowed S=1, R=0 S=1, R=1 S=0, R=0 S=0, R=1 S=1, R=0 S=1, R=1 S=0, R=0 S=0, R=1 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics X' AND X' will result 0 1 X X power 2 0 1 X X power 2 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics The output of a logic gate is 1 when all its inputs are at logic 1. The gate is either an AND or an OR an AND or a NOR a NAND or a NOR an OR or an X-OR an AND or an OR an AND or a NOR a NAND or a NOR an OR or an X-OR ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics The output of a NAND gate is low only when all the inputs are high only when all the inputs are low only when at least one input is low only when at least one input is high only when all the inputs are high only when all the inputs are low only when at least one input is low only when at least one input is high ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics In VLSI, the number of gate circuits per chip is < 10,000 10,000 to 99,999 50,000 to 99,999 > 10,000 < 10,000 10,000 to 99,999 50,000 to 99,999 > 10,000 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics The number A = 01110000 and B = 10101111 are in 2’s complement form .Addition of above two number is 011100001 10101111 11100000 00011111 011100001 10101111 11100000 00011111 ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS