Microprocessor At the beginning of a fetch cycle, the contents of the program counter are transferred to memory address register . incremented by one. transferred to address bus. transferred to memory data register. transferred to memory address register . incremented by one. transferred to address bus. transferred to memory data register. ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The content of the A15-A8 (higher order address lines) while executing “IN 8-bit port address” instruction are same as the content of A7-A0 all bits set (i.e. FFH) irrelevant all bits reset (i.e. 00H) same as the content of A7-A0 all bits set (i.e. FFH) irrelevant all bits reset (i.e. 00H) ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The minimum number of transistors required to implement a two input AND gate is 2 8 4 6 2 8 4 6 ANSWER DOWNLOAD EXAMIANS APP
Microprocessor PSW stands for accumulator and flag register contents flag byte none accumulator contents accumulator and flag register contents flag byte none accumulator contents ANSWER DOWNLOAD EXAMIANS APP
Microprocessor FPGA means Forward Programmable Gate Array Field Programmable Gate Array Forward Parallel Gate Array Field Parallel Gate Array Forward Programmable Gate Array Field Programmable Gate Array Forward Parallel Gate Array Field Parallel Gate Array ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Which of the following is type declaration statement in C? prin = prin * prin int bar king = horse + 1 s = s + 1 prin = prin * prin int bar king = horse + 1 s = s + 1 ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS