Digital Electronics A single flip-flop can be cleared (reset) to None 1 Both A and B 0 None 1 Both A and B 0 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics X' AND X' will result X 1 X power 2 0 X 1 X power 2 0 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics Why small bubble is given on the output of the NAND gate symbol ? None of these Tristate Open collector output Output is inverted None of these Tristate Open collector output Output is inverted ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics A D-flip-flop is said to be transparent when the output follows clock the output follow input the output is LOW the output is HIGH the output follows clock the output follow input the output is LOW the output is HIGH ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics The output of a NOR gate is high only when all the inputs are high only when at least one input is high only when at least one input is low only when all the inputs are low only when all the inputs are high only when at least one input is high only when at least one input is low only when all the inputs are low ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS