Digital Electronics When will be the output of an exclusive-OR gate is HIGH ? All inputs are LOW All inputs are HIGH The inputs are different The inputs are equal All inputs are LOW All inputs are HIGH The inputs are different The inputs are equal ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics In an SR latch built from NOR gates, which condition is not allowed S=0, R=0 S=1, R=0 S=0, R=1 S=1, R=1 S=0, R=0 S=1, R=0 S=0, R=1 S=1, R=1 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics All the integers and decimal numbers are represented by whole numbers real numbers odd numbers even numbers whole numbers real numbers odd numbers even numbers ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics In Boolean algebra, OR is represented by + × / - + × / - ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics 10’s complement of 63325600 is 633256600 366744399 36674400 36774400 633256600 366744399 36674400 36774400 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics Which one of the following is not a vectored interrupt? RST 7.5. INTR. TRAP. RST 6.5. RST 7.5. INTR. TRAP. RST 6.5. ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS