Digital Electronics The output of a logic gate is 0 when all its inputs are at logic 0. The gate is either an OR or an X-OR an AND or a NOR an OR or an X-NOR a NAND or an X-OR an OR or an X-OR an AND or a NOR an OR or an X-NOR a NAND or an X-OR ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics What is the minimum number of NOR gates required realizing an X-OR gating? 6 4 3 5 6 4 3 5 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics The time required for a gate to change its output is called as propagation time Decay time run time start time propagation time Decay time run time start time ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics Which logic family provide minimum power dissipation JFET ECL TTL CMOS JFET ECL TTL CMOS ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics A gate is enabled when its enable input is at logic 1. The gate is NAND OR NOR none of these NAND OR NOR none of these ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics For the design of a combinational circuit with four inputs using only NAND gates, the number of K-maps required for the simplification process is 0 1 4 2 0 1 4 2 ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS