Digital Electronics The NAND-NAND realization is equivalent to NOT-OR realization AND-NOT realization OR-AND realization AND-OR realization NOT-OR realization AND-NOT realization OR-AND realization AND-OR realization ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics An EPROM is non erasable programmable and erasable volatile erasable but not programmable non erasable programmable and erasable volatile erasable but not programmable ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics Which of the following shows the correct attachment of even parity bit to the data 00001001? 000001001 100001001 000010011 000010010 000001001 100001001 000010011 000010010 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics The output of a gate is LOW when at least one of its inputs is HIGH. This is true for NAND NOR OR AND NAND NOR OR AND ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics The Quine– McClusky method of minimization of a logic expression is a (i) graphical method (ii) algebraic method (iii) tabular method (iv) a computer-oriented algorithm The correct answers are (i) and (iii) (i) and (ii) (iii) and (iv) (ii) and (iv) (i) and (iii) (i) and (ii) (iii) and (iv) (ii) and (iv) ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics In an SR latch built from NOR gates, which condition is not allowed S=0, R=0 S=1, R=0 S=0, R=1 S=1, R=1 S=0, R=0 S=1, R=0 S=0, R=1 S=1, R=1 ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS