Digital Electronics The logic expression A + B can be implemented by giving inputs A and B to a two-input X-NOR gate X-OR gate NAND gate NOR gate X-NOR gate X-OR gate NAND gate NOR gate ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics A gate is enabled when its enable input is at logic 1. The gate is NAND NOR OR none of these NAND NOR OR none of these ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics In simplification of a Boolean function of n variables, a group of 2m adjacent 1s leads to a term with m + 1 literals less than the total number of variables n + m literals m – 1 literals less than the total number of variables n – m literals m + 1 literals less than the total number of variables n + m literals m – 1 literals less than the total number of variables n – m literals ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics In an SR latch built from NOR gates, which condition is not allowed S=0, R=0 S=1, R=1 S=0, R=1 S=1, R=0 S=0, R=0 S=1, R=1 S=0, R=1 S=1, R=0 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics Which logic family provide minimum power dissipation CMOS ECL TTL JFET CMOS ECL TTL JFET ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics "What would happen, if smaller logic modules are utilized for performing logical functions associated with FPGA? A. Propagation delay will increase B. FPGA area will increase C. Wastage of logic modules will not be prevented D. Number of interconnected paths in device will decrease" A & B C & D A & D B & C A & B C & D A & D B & C ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS