• HOME
  • QUIZ
  • CONTACT US
EXAMIANS
  • COMPUTER
  • CURRENT AFFAIRS
  • ENGINEERING
    • Chemical Engineering
    • Civil Engineering
    • Computer Engineering
    • Electrical Engineering
    • Mechanical Engineering
  • ENGLISH GRAMMAR
  • GK
  • GUJARATI MCQ

Digital Electronics

Digital Electronics
For 4 bit parallel addition, we need ________ half adder(s) and ________ full adder(s)

 1 and 3
 0 and 4
 1 and 4
 0 and 3

ANSWER DOWNLOAD EXAMIANS APP

Digital Electronics
What will be the Boolean expression for an inverter logic gate, where input is A and output is G ?

 A= G
None of these
 G = Ā
 G = A

ANSWER DOWNLOAD EXAMIANS APP

Digital Electronics
Which mechanism allocates the binary value to the states in order to reduce the cost of the combinational circuits?

State Assignment
State Reduction
State Minimization
State Evaluation

ANSWER DOWNLOAD EXAMIANS APP

Digital Electronics
Minimization of logical expressions while designing digital systems helps in reducing

 cost
All of these
 power requirements
 space requirements

ANSWER DOWNLOAD EXAMIANS APP

Digital Electronics
For checking the parity of a digital word, it is preferable to use

 X-OR gates
 NOR gates
 NAND gates
 AND gates

ANSWER DOWNLOAD EXAMIANS APP

Digital Electronics
The terms which cannot be combined further in the tabular method are called

 selective prime implicants
 implicants
 essential prime implicants
 prime implicants

ANSWER DOWNLOAD EXAMIANS APP
MORE MCQ ON Digital Electronics

DOWNLOAD APP

  • APPLE
    from app store
  • ANDROID
    from play store

SEARCH

LOGIN HERE


  • GOOGLE

FIND US

  • 1.70K
    FOLLOW US
  • EXAMIANSSTUDY FOR YOUR DREAMS.
  • SUPPORT :SUPPORT EMAIL ACCOUNT : examians@yahoo.com

OTHER WEBSITES

  • GUJARATI MCQ
  • ACCOUNTIANS

QUICK LINKS

  • HOME
  • QUIZ
  • PRIVACY POLICY
  • DISCLAIMER
  • TERMS & CONDITIONS
  • CONTACT US
↑