Digital Electronics A latch is ________ sensitive both level and edge edge None level both level and edge edge None level ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics Which type of CPLD packaging can provide maximum number of pins on the package due to small size of the pins? QFP PGA BGA PLCC QFP PGA BGA PLCC ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics Which logic family provide minimum power dissipation CMOS TTL ECL JFET CMOS TTL ECL JFET ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics When will be the output of a NOT gate is LOW ? the input is HIGH and LOW. the input is LOW. the input is HIGH. None of these the input is HIGH and LOW. the input is LOW. the input is HIGH. None of these ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics What is the minimum number of NOR gates required realizing an X-OR gating? 5 6 4 3 5 6 4 3 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics The minimum decimal equivalent of the number 11C is 183 268 194 269 183 268 194 269 ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS