Digital Electronics A gate is enabled when its enable input is at logic 0. The gate is AND none of these NAND NOR AND none of these NAND NOR ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics The output of a NAND gate is low only when all the inputs are low only when at least one input is low only when all the inputs are high only when at least one input is high only when all the inputs are low only when at least one input is low only when all the inputs are high only when at least one input is high ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics A debouncing circuit is A bistable MV An astable MV A latch A monostable MV A bistable MV An astable MV A latch A monostable MV ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics 16’s complement of BABA is? 4445 4544 4546 4446 4445 4544 4546 4446 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics A 32 × 10 ROM contains a decoder of size 32 × 32 32 × 10 10 × 32 5 × 32 32 × 32 32 × 10 10 × 32 5 × 32 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics The output of a logic gate is 0 when all its inputs are at logic 0. The gate is either an OR or an X-NOR an AND or a NOR a NAND or an X-OR an OR or an X-OR an OR or an X-NOR an AND or a NOR a NAND or an X-OR an OR or an X-OR ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS